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The figure is a schematic diagram of
a complementary metal oxide/semi-
conductor (CMOS) electronic circuit
that functions as a NAND gate at a
power-supply potential (Vdd) of 3.3 V
and as NOR gate for Vdd = 1.8 V. In the
intermediate Vdd range of 1.8 to 3.3 V,
this circuit performs a function inter-
mediate between NAND and NOR with
degraded noise margin. Like the cir-
cuit of the immediately preceding arti-
cle, this circuit serves as a demonstra-
tion of the evolutionary approach to
design of polymorphic electronics — a
technological discipline that empha-
sizes evolution of the design of a cir-
cuit to perform different analog
and/or digital functions under differ-
ent conditions. In this instance, the
different conditions are different val-
ues of Vdd.
This demonstration is a step toward
the development of a variety of logic
gates, the functionalities of which can
be changed by a single global signal —
in this case, Vdd. The state-of-the-art
logic circuits with which polymorphic
logic circuits can be expected to com-
pete are the configurable logic blocks
(CLBs) of field-programmable gate ar-
rays (FPGAs). The reconfiguration of
a typical CLB involves multiplexing,
switching, and downloading of thou-
sands of bits from a lookup-table mem-
ory circuit. To configure in excess of
thousands of CLBs in a larger FPGA
may take even seconds; moreover, for
satellite/spacecraft FPGA for which a
new configuration is sent from Earth
through a slow uplink communica-
tion, the time to reconfigure could be
much longer. The main advantages of
the type of polymorphism demon-
strated here are the rapidity of the
change in functionality and the sim-
plicity of the circuitry needed to effect
the change: Simply by changing Vdd,
the functionalities of thousands of
logic cells can be changed within
nanoseconds, without multiplexing
and without switches or lookup tables.
As in the case of the preceding article,
the functionality of the present circuit
has been tested by computational simu-
lations. The simulations have tested the
robustness of the circuit in the presence
of input noise, for all possible sequences
of positive and negative input-signal
transitions, and under changes in pa-
rameters that include not only Vdd but,
also temperature, switching speed, fan-
out, and power dissipation. In addition,
the circuit has been fabricated on a sili-
con chip and verified to function sub-
stantially as intended. This is the first cir-
cuit designed by artificial evolution to be
so realized.
This work was done by Adrian Stoica and
Ricardo Zebulum of Caltech for NASA’s Jet
Propulsion Laboratory. Further informa-
tion is contained in a TSP (see page 1).
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This circuit performs different logic functions at different levels of supply voltage.
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This Circuit Performs as One of Two Logic Gates, depending on Vdd. At Vdd = 3.3 V, it is a NAND gate; at Vdd = 1.8 V, it is a NOR gate. The labels M0 through
M9 refer to 10 CMOS transistors in this circuit. The first and second numbers in parentheses next to each label are the width and length, respectively, of the
transistor in microns.
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